I. INTRODUCTION
Over the past decade, CMOS compatible III-V/Si hybrid light sources have been extensively explored for applications of silicon photonic integrated circuits. [1] [2] [3] At current stage, there are two major approaches, which are wafer (flip-chip) bonding techniques [4] [5] [6] and direct epitaxial growth of III-V photonic devices on Si. [6] [7] [8] [9] [10] Both of these techniques have their own pros and cons. The III-V/Si bonding methods exhibit outstanding device performance and lifetime, but generally have scalability, yield and cost issues. In contrast, the direct growth method can overcome scalability and yield issues, but encounters crystal quality problems, such as threading dislocations (TDs), antiphase boundaries (APBs) and micro thermal cracks, which are generally induced from the lattice mismatch, polarity difference and thermodynamic contrast between III-V compounds and Si. Therefore, there are many researches carried on monolithic growth of InAs/GaAs quantum-dot (QD) lasers on Si substrates in last few years, [11] [12] [13] including techniques such as offcut Si (001) substrates, 7, 14 Ge/Si virtual substrates, 15, 16 hydrogen annealing process, 8, 17 intermediate GaP buffer [18] [19] [20] and V-grooved Si substrates. [21] [22] [23] [24] However, most of above techniques suffer from high defect density and thermal mismatch induced material degradation. We have recently reported a CMOS compatible technique for achieving highquality III-V layers on Si via homo-epitaxially grown (111)-faceted Si hollow structures by in-situ hybrid epitaxy. 25 In this work, optically pumped InAs/GaAs micropillar laser on such on-axis Si (001) substrate is fabricated and characterized. The InAs/GaAs micropillar laser on Si (001) exhibits a sub-milliwatt threshold pump power and maximum operating temperature up to 100 • C. 
II. MATERIAL GROWTH AND DEVICE FABRICATION
We implemented a heterostructure hybrid epitaxial method 25 to achieve a CMOS compatible platform for III-V microcavity lasers on exact Si (001) substrates. An 8-inch U-shape patterned Si (001) substrate is firstly prepared with CMOS-compatible deep ultraviolet (DUV) photolithography (180 nm feature size) and dry etching techniques. All patterning processes are completed over a CMOS process foundry, while the material growths are carried out in an III-V/IV dual chamber MBE system. Figure 1(a) shows the cross-sectional scanning electron microscope (SEM) image of Si U-shape structure, taken along [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] direction. The U-shape structure has a 360 nm period with 140 nm wide ridges and 480 nm in depth. The ridges lie along [110] direction, as the top-view SEM shows in Figure 1(b) . Before loading into MBE chamber, the U-shape patterned Si substrates are cleaved into 32 mm by 32 mm for in-situ III-V/IV hybrid growth. By homo-epitaxial growth of a 500 nm silicon buffer layer on the U-shape patterned substrate, highly uniform (111)-faceted-sawtooth hollow structure is obtained, as shown in the tilted SEM image of Figure 1 (c). The GaAs film is grown by using a two-step method, which consists an AlAs nucleation layer at 380 • C and a high-temperature GaAs buffer layer at 560 • C. Subsequently, two types of dislocation filter layers (DFLs) are grown at 480 • C, including InGaAs/GaAs and InAlAs/GaAs multiple quantum wells (QWs). The APBs and most of the mismatch dislocations are confined and annihilated at the interface between the GaAs and the (111) facetted Si (001). The DFLs are utilized to further suppress the propagation of threading dislocations (TDs). 19 At last, five periods of GaAs/Al 0.6 Ga 0. 4 As superlattices (SLs) are deposited to smooth the surface. Figure 1(d) shows the cross-sectional SEM image of the entire buffer structures, indicating a high-quality GaAs film grown on (111)-faceted Si (001) substrate. To note, the detailed information related to material growth mechanism has been previously discussed in Ref. 25 . 
III. RESULTS AND DISCUSSION
By implementing the growth technique above, high quality GaAs buffer layer with a root-mean-square (RMS) roughness of approximately 0.4 nm across atomic force microscopy (AFM) scanning area of 2 × 2 µm 2 is achieved, as shown in Figure 3(b) . The defect density of this GaAs/Si structure is estimated to be approximately in the range of 10 5 -10 6 cm -2 by etch pit density (EPD) and electron channeling contrast image (ECCI) measurements, which is lowest reported up to date. In order to verify the influence of (111)-faceted-sawtooth Si (001) hollow structure on defect suppression at GaAs/Si interface, surface SEM images of identical GaAs structures directly grown on standard Si (left side of Figure 3(a) ) and (111)-facetedsawtooth Si (right side of Figure 3(a) ) are compared here. A rough surface with high density APBs is observed on standard Si (001), while in contrast GaAs on (111)-faceted Si (001) hollow structure exhibit an ultra-flat surface. This result experimentally proves the effectiveness of our designed structures for high quality III-V/Si hybrid growth.
Furthermore, a standard five-layer InAs/GaAs DWELLs structure is then grown on the GaAs/Si (001) substrate. Uniform InAs QDs on GaAs/Si are obtained with a density of 3.3 × 10 10 cm -2 as AFM image shown in Figure 3 (c), which indicates the high quality of GaAs film on (111)-faceted-sawtooth Si (001) hollow substrate.
Prior to the growth of InAs QD micropillars, a calibration growth of the gain region without DBRs was carried out. The room-temperature PL of the gain calibration sample is shown as the blue curve in Figure 4 . By applying 15 (top) and 33.5 (bottom) pairs of DBRs to the InAs QD calibration sample, the 
FIG. 4.
Room-temperature PL spectra of InAs QD gain calibration sample (blue) and reflectivity (red) of InAs QD microcavity on Si (001) hollow substrate.
entire epi-structure for microcavity is formed. The measured reflectance stop-band of InAs QD microcavity on Si (001) is centered at ∼ 1300 nm with corresponding bandwidth approximately 126 nm. The reflectivity at O-band wavelength is measured close to be 99.9% as shown in the red curve of Figure 4 . To note, there is a subcavity resonance at 1320 nm from the reflectivity spectrum. The strong room-temperature PL of the Si-based InAs/GaAs QDs peaked at 1319 nm, which is in line with subcavity resonant wavelength. It is also to be noted that the reflectivity at 532 nm is 36.7%, which leads to the deducted pump power for L-L characterization of micropillars.
The laser operation of InAs QD micropillar cavities on Si (001) is identified by power dependent measurements at room temperature. The characterization of InAs QD micropillar lasers on Si (001) were performed on a micro-PL system with a continuous-wave (CW) pump laser at 532 nm. In this work, micropillar lasers with two different mesa sizes (15 µm and 150 µm) are characterized.
The laser characteristics (L-L curve) of InAs QD micropillar laser on Si substrate with mesa diameter of 15 µm is shown in Figure 5 . Due to the relatively large size of micropillars, the devices are operating as multi-transverse mode lasers, which lead to the spectral broadening and asymmetry. Therefore, the collected output power here are calculated by integrating the spectrum of multiple laser modes. By linear fitting to the L-L curve, the laser threshold pump power is calculated as 20 µW. The room-temperature spectral plot of micropillar laser with diameter of 15 µm at the pump power of 0.018 mW and 6 mW is shown in the inset of Figure 5 , which exhibits significant linewidth narrowing from 17 nm to 1.3 nm by increasing the optical pump power. The InAs QD micropillar laser is peaked at 1320 nm, under the optical pump power of 6 mW. The relatively large FWHM is caused by the imperfection of circular mesa during patterning and etching process, which leads to the degradation in the quality factor of the microcavity.
In the case of pillar diameter of 150 µm, the threshold pump power is determined to be approximately 680 µw. The inset of Figure 6 plots the double logarithmic integrated photoluminescence intensity versus pump power, revealing a typical "S-shaped" nonlinear transition from spontaneous emission to amplified spontaneous emission up to lasing. 26 The spontaneous emission coupling factor β will reduce significantly, when the optical microcavity increases the number of optical modes, which leads to significant reduction of threshold power. 27, 28 In order to further investigate the performance of the devices, high-temperature operation of micropillar laser with mesa diameter of 150 µm are inducted. Figure 7 shows the plot of integrated PL intensity of InAs QD micropillar with increasing pump power at different operating temperatures ranging from 20 • C to 100 • C. To note, the measured results in Fig. 7 are performed by different experimental arrangement, which consists of a high-power pump laser and proper thermalelectric cooling. Under the temperature-dependent L-L curve measurement, the high-power pump laser leads to a significant enlargement of beam spot size. Therefore, the effective pump power excited on the device is approximately 20% of values in Fig. 7 .
During the experiment, the laser emission wavelength red-shifts linearly with increasing operation temperature by approximately 0.165 nm/ • C. The results indicate the great temperature stability of InAs/GaAs QD microcavity lasers on Si (001) substrate, which verifies the capability of implementing (111)-faceted Si (001) hollow structure as a potential platform for III-V optoelectronic devices on standard Si (001) substrates.
IV. CONCLUSION
To summarize, we demonstrated a low threshold (20 µW) lasing of InAs/GaAs micropillar on (111)-faceted-sawtooth Si (001) hollow substrates using CMOS compatible techniques. The maximum operation temperature of the devices over 100 • C are achieved in this work. By implementing our in-situ hybrid growth method, high-quality III-V/Si (001) photonic structures could possibly be obtained on a 8-inch Si wafer with industrial 8-inch III-V MBE system. This technique represents an alternative approach of achieving high-yield and high-performance III-V/Si hybrid photonic devices for future silicon photonic on-chip integration. 
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